


EE 434

Lecture 35

Device Sizing

Propagation Delay in Logic Circuits

Propagation Delay in Static CMOS Family




If $\mu_n C_{OX} = 100 \mu A V^{-2}$, $C_{OX} = 4 \text{ fF} \mu^{-2}$, $V_{Tn} = V_{DD}/5$, $V_{Tp} = -V_{DD}/5$, $\mu_n/\mu_p = 3$, $L_1 = W_1 = L_{MIN}$, $L_2 = W_2 = L_{MIN}$, $L_{MIN} = 0.5 \mu$ and $V_{DD} = 5V$

$$R_{PD} = \frac{1}{10^{-4} \cdot 0.8 V_{DD}} = 2.5 \text{ K}\Omega$$

$$C_{IN} = 4 \cdot 10^{-15} \cdot 2 L_{MIN}^2 = 2 \text{ fF}$$

$$R_{PU} = \frac{1}{10^{-4} \cdot \frac{1}{3} \cdot 0.8 V_{DD}} = 7.5 \text{ K}\Omega$$

Propagation Delay in Static CMOS Family



If $\mu_n C_{OX} = 100 \mu A V^{-2}$, $C_{OX} = 4 \text{ fF} \mu^{-2}$, $V_{Tn} = V_{DD}/5$, $V_{Tp} = -V_{DD}/5$, $\mu_n/\mu_p = 3$, $L_1 = W_1 = L_{MIN}$, $L_2 = W_2 = L_{MIN}$, $L_{MIN} = 0.5 \mu$ and $V_{DD} = 5V$


$$R_{PD} = \frac{1}{10^{-4} \cdot 0.8V_{DD}} = 2.5K\Omega$$

$$C_{IN} = 4 \cdot 10^{-15} \cdot 2L_{MIN}^2 = 2fF$$



$$R_{PU} = \frac{1}{10^{-4} \cdot \frac{1}{3} \cdot 0.8V_{DD}} = 7.5K\Omega$$

Propagation Delay in Static CMOS Family

For HL output transition, C_L charged to V_{DD}




Actually:



What is the transition time t_{HL} ?


Propagation Delay in Static CMOS Family



$$t_{HL} = R_{PD} C_L$$





$$t_{LH} = R_{PU} C_L$$

|||



Propagation Delay in Static CMOS Family



For HL output transition, C_L charged to V_{DD}



$$t_{HL} \cong R_{PD} C_L$$

$$t_{LH} \cong R_{PU} C_L$$

Propagation Delay in Static CMOS Family





$$t_{HL} \approx (2.5k)(2fF) = 5psec$$

$$t_{LH} \approx (7.5k)(2fF) \approx 15psec$$

$$T_{c2min} \approx t_{HL} + t_{LH} \approx 20psec \sim 50GHz$$


Propagation Delay in Static CMOS Family



Device Sizing

- Since not ratio logic, V_H and V_L are independent of device sizes for this inverter

- With $L_1=L_2=L_{\min}$, there are 2 degrees of freedom (W_1 and W_2)




Sizing Strategies

- Minimum Size
- Fixed V_{TRIP}
- Equal rise-fall times
(equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance

Device Sizing

$L_1 = L_2 = L_{min}$



$V_{Th} = .2V_{DD}$

$V_{Tp} = -.2V_{DD}$

- Minimum Size

2 D.O.F.

$$W_1 = W_2 = W_{MIN}$$

also provides minimum input capacitance

t_{LH} is longer than t_{HL}

by $\frac{\mu_n}{\mu_p} \approx 3$

$$V_{IN}^{TRIP} = \frac{(0.2V_{DD}) + (V_{DD} - 0.2V_{DD})\sqrt{\frac{1}{3}}}{1 + \sqrt{\frac{1}{3}}} = .42V_{DD}$$

2


OK

Device Sizing

$$L_1 = L_2 = L_{min}$$

$$V_{TP} = -V_{TN} = -\frac{V_{DD}}{5}$$

$$L_1 = L_2 = L_{min}$$



Equal Rise-Fall Times

$$\frac{t_{LH}}{t_{HL}} = \frac{R_{PU} C_{OX}}{R_{PD} C_{OX}} = \frac{\mu_n}{\mu_p} = \frac{L_1^2}{L_2^2} \frac{W_2 (V_{DD} + V_{TP})}{W_1 (V_{DD} - V_{TN})}$$

Thus if $t_{HL} = t_{LH}$, must have

$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p} = 3$$

~~$$W_2 = W_{min}$$~~
~~$$W_1 = \frac{1}{3} W_{min}$$~~

$$W_1 = W_{min}$$


$$W_2 = 3 W_{min}$$

What about the second degree of freedom?

$$V_{TRIP} = ?$$

$$\text{want } V_{TRIP} = \frac{V_{DD}}{2}$$

Device Sizing



Equal Rise-Fall Times


$$\frac{t_{LH}}{t_{HL}} = \frac{R_{PU} C_{OX}}{R_{PD} C_{OX}} = \frac{\mu_p}{\mu_n}$$

Thus if $t_{HL} = t_{LH}$, must have

$$\frac{W_2}{W_1} = \frac{\mu_n}{\mu_p}$$

$$V_{IN} = \frac{(V_{Tn}) + (V_{DD} + V_{Tp}) \sqrt{\frac{\mu_p W_2 L_1}{\mu_n W_1 L_2}}}{1 + \sqrt{\frac{\mu_p W_2 L_1}{\mu_n W_1 L_2}}} = \frac{0.2V_{DD} + 0.8V_{DD}}{2} = \frac{V_{DD}}{2}$$

Device Sizing



Fixed V_{TRIP}

Set $V_{TRIP} = V_{DD}/2$


$$\frac{(.2V_{DD}) + (V_{DD} - .2V_{DD}) \sqrt{\frac{\mu_p W_2 L_1}{\mu_n W_1 L_2}}}{1 + \sqrt{\frac{\mu_p W_2 L_1}{\mu_n W_1 L_2}}} = \frac{V_{DD}}{2}$$

$W_1 = W_{min}$
 $W_2 = 3W_{min}$

Solving, obtain $W_2/W_1 = \mu_n/\mu_p$


$$V_{DD} + V_{tp} = .8 V_{DD}$$

Device Sizing



Sizing Strategies

- Minimum Size
- Fixed $V_{TRIP} = \frac{V_{DD}}{2}$
- Equal rise-fall times
(equal worst-case rise and fall times)
- Minimum power dissipation
- Minimum time required to drive a given load
- Minimum input capacitance



for min sized

$$t_{HL} = k R_{pd} C_L = k t_{HLREF}, \quad t_{LH} = 3 R_{pd} C_L$$

$$FI = 2 C_{ox} k_{min} L_{min} = \frac{C_{REF}}{2}$$

for equal worst-case rise & fall


$$W_n = (W_{min}) k$$


$$W_p = 3 W_{min}$$

$$FI = C_{ox} k W_n L_{min} + 3 C_{ox} W_{min} L_{min}$$

$$= (3+k) C_{ox} W_{min} L_{min}$$

$$= \frac{3+k}{k} C_{REF}$$





k - inputs

To inverter with $t_{HL} = t_{LH}$
 if all devices as small as possible
 ($W_1 = W_{min}$, $W_2 = 3W_{min}$, $L_1 = L_2 = L_{ref}$)
 called Ref. Inverter

- Equal worst case rise & fall times
- Set equal to that of an inverter with equal rise & fall times

$$R_{pnl} = R_{pnk} \Rightarrow R_{pnl} = R_{pnk} = R_{pn}$$

$$t_{HL} = \begin{cases} R_{p0} C_L \\ \vdots \\ \frac{R_{pd}}{k} C_L \end{cases}$$

$$C_{in,REF} = 4 C_{ox} W_{min} L_{ref}$$

$$F_{an,IN} = \frac{3k+1}{4} C_{REF}$$

"worst" is forward

$$R_{pd} = R_{pd,REF}$$

$$t_{LH} = k R_{pnl} C_L = R_{pd} C_L$$

$$R_{pnl} = \frac{R_{pd}}{k}$$


$$R_{pnl} = \frac{\mu_n}{\mu_p} R_{pd} \Rightarrow \frac{\mu_n}{\mu_p} = \frac{R_{pd}}{R_{pnl}} = \frac{R_{pd}}{\frac{R_{pd}}{k}} = k$$

$$\omega_p = \frac{\mu_n}{\mu_p} k \approx 3k$$

$$F_{an,IN} (C_{ox} W_{min} L_{ref} + C_{ox} W_{min} (2k) L_{ref}) = (3k+1) C_{ox} W_{min} L_{ref}$$

Sizing multiple-input gates

$$\frac{M_p}{M_n} = \frac{1}{2}$$



$$L_1 = L_2 = \dots = L_{min}$$

$$W_1 = W_2 = \dots = W_{min}$$

will trans only if all inputs are V_{DD}
 prior to clock, 1, 2, ... k go high
 at clock

- minimum
- equal sized full (worst case)

$$t_{HL} = \begin{cases} R_{pd} C_L & \text{for 1 input chg} \\ \frac{R_{pd}}{2} C_L & \text{for 2 inputs} \\ \vdots \\ \frac{R_{pd}}{k} C_L & \text{for all k chgs} \end{cases}$$

Worst case $\rightarrow R_{pd} C_L$

$$t_{HL} = k R_{pd} C_L = 3k R_{pd} C_L$$

Fan In on each input = $C_{ox} W_1 L_1 + C_{ox} W_2 L_2 = 2 C_{ox} W_{min} L_{min}$